#133

PHOTON-TO-DIGITAL CONVERTER FOR LARGE SCALE NOBLE LIQUID DETECTORS AND NEUTRON IMAGING

<u>Olivier Lepage^{1,2}</u>, Tommy Rossignol^{1,2}, Nicolas Roy^{1,2}, Frédéric Vachon^{1,2}, Keven Deslandes^{1,2}, Arnaud Samson^{1,2}, Lorenzo Fabris³, Jean-François Pratte^{1,2} and Serge A. Charlebois^{1,2}

¹ Université de Sherbrooke, Department of Electrical and Computer Engineering, Sherbrooke, Québec, Canada
² Interdisciplinary Institute for Technological Innovation, Sherbrooke, Québec, Canada
³ Oak Ridge National Laboratory, Oak Ridge, United States

February 15th to 18th 2024 61st Winter Nuclear & Particle Physics Conference







Université de Sherbrooke

Large Scale Noble Liquid Experiments and Neutron Imaging

Large Scale Noble Liquid Experiments

- Neutrinoless double beta decay and dark matter search
- 4.6 m² of detectors
- 200 W max.



Neutron imaging

- Large pixelated sensitive area
- Portability (compact and low-power)



ORNL Portable Pixelated Fast-Neutron Imaging Panel [2]



Large Scale Noble Liquid Experiments and Neutron Imaging

Large Scale Noble Liquid Experiments

- Neutrinoless double beta decay and dark matter search
- 4.6 m² of detectors
- 200 W max.



Neutron imaging

- Large pixelated sensitive area
- Portability (compact and low-power)



ORNL Portable Pixelated Fast-Neutron Imaging Panel [2]

Need : Large area, low-power and good timing precision photon counting system.



















Schematic circuit SPAD I-V curve SPAD cross-section +HV (20-60 V) photons Recharge anode BR Hold-off **SPAD** trench p 5.0 n well $\times 10^{5} \text{V/cm}$ 4.0 Quench 3.0 2.0 Quenching 1.0 Circuit OUT Université de Sherbrooke **CAK RIDGE** UDS 8

Schematic circuit SPAD I-V curve SPAD cross-section +HV (20-60 V) photons Recharge anode Hold-off BR **SPAD** trench p 5.0 n well $\times 10^{5} \text{V/cm}$ 4.0 Quench 3.0 2.0 Quenching 1.0 Circuit OUT Université de Sherbrooke **CAK RIDGE** UDS

Schematic circuit SPAD I-V curve SPAD cross-section +HV (20-60 V) photons Recharge anode Hold-off BR **SPAD** trench p 5.0 n well $\times 10^{5} \text{V/cm}$ 4.0 Quench 3.0 2.0 Quenching 1.0 Circuit OUT Université de Sherbrooke **CAK RIDGE** UDS

Schematic circuit SPAD I-V curve SPAD cross-section +HV (20-60 V) photons Recharge anode Hold-off BR **SPAD** trench p 3 5.0 n well $\times 10^{5} \text{V/cm}$ 4.0 Quench 3.0 2.0 Quenching 1.0 Circuit OUT Université de Sherbrooke **CAK RIDGE** UDS

Schematic circuit SPAD I-V curve SPAD cross-section +HV (20-60 V) photons Recharge anode BR Hold-off **SPAD** trench p 3 5.0 n well $\times 10^{5} \text{V/cm}$ 4.0 Quench 3.0 2.0 Quenching 1.0 2 Circuit OUT **Response of the SPAD is binary** Université de Sherbrooke UDS

ANALOG SIPM VS DIGITAL SIPM

SiPM : Silicon Photo Multiplier



Photon to Digital Converter (aka Digital SiPM)



Individual SPAD readout,

no D/A+A/D conversion.

Everything stays digital.

The amplifier transforms charge into voltage and then BACK to digital.





Olivier.Lepage@USherbrooke.ca

3D SPAD

- 4096 SPAD
- 3D pads
- HV at the anode





3D SPAD

- 4096 SPAD
- 3D pads
- HV at the anode

CMOS readout pads

- 3D pads (X 4096)
- Individual quenching circuit for each SPAD



× 64 PDCs/Controller



3D SPAD

- 4096 SPAD
- 3D pads
- HV at the anode

CMOS readout pads

- 3D pads (X 4096)
- Individual quenching circuit for each SPAD

2D CMOS SPAD

- 64 SPAD on CMOS readout
- Individually quenched



× 64 PDCs/Controller



3D SPAD

- 4096 SPAD
- 3D pads
- HV at the anode

CMOS readout pads

- 3D pads (X 4096)
- Individual quenching circuit for each SPAD



× 64 PDCs/Controller

2D CMOS SPAD

- 64 SPAD on CMOS readout
- Individually quenched

Quenching circuit

- Read the SPAD from the cathode
- Send the flag
- Hold-off et recharge the SPAD



WNPPC 2024

Flag output

- Pulsed output (adjustable from few ns to tens of ns).
- From an OR-tree.
- Timing jitter better than 100 ps RMS.



× 64 PDCs/Controller



Flag output

- Pulsed output (adjustable from few ns to tens of ns).
- From an OR-tree.
- Timing jitter better than 100 ps RMS.

Digital Sum

- Digital count of triggered SPADs inside a bin (dynamic range of 4096 photons).
- Adjustable bin width from 10 ns up to µs.
- Internal FIFO of 128 bins.



× 64 PDCs/Controller



Flag output

- Pulsed output (adjustable from few ns to tens of ns).
- From an OR-tree.
- Timing jitter better than 100 ps RMS.

Digital Sum

- Digital count of triggered SPADs inside a bin (dynamic range of 4096 photons).
- Adjustable bin width from 10 ns up to µs.
- Internal FIFO of 128 bins.

Analog Monitor

 Current proportional to triggered SPADs.





× 64 PDCs/Controller

Flag output

- Pulsed output (adjustable from few ns to tens of ns).
- From an OR-tree.
- Timing jitter better than 100 ps RMS.

Digital Sum

- Digital count of triggered SPADs inside a bin (dynamic range of 4096 photons).
- Adjustable bin width from 10 ns up to µs.
- Internal FIFO of 128 bins.

Analog Monitor

 Current proportional to triggered SPADs.





× 64 PDCs/Controller

Controller (1 for 64 PDCs)

- Start PDC acquisition, based on the number of flag received to discriminate dark count.
- Bank of TDCs for timing measurements on flags.
- Receives data from PDCs and includes postprocessing.
- Communicate with an external computer.

PDC: FABRICATED CMOS READOUT

Université de **CAK RIDGE**

National Laboratory

Sherbrooke



Key Specifications

- TSMC 180 nm BCD CMOS process.
- 78 µm SPAD-to-SPAD pitch for a 5X5 mm active area
- Every SPAD is controlled individually.
 - Noisy/defective SPADs can be disabled.
- Dynamic range of 0 to 4096 photons.

2 × 2 PHOTODETECTION MODULE







Using embedded CMOS test SPADs of the PDC

Université de Sherbrooke

Current in the LED to trigger the SPADs

Driven by a waveform generator





Using embedded CMOS test SPADs of the PDC

Université de Sherbrooke

Current in the LED to trigger the SPADs

Driven by a waveform generator

Analog Monitor

 Amplitude proportional to the number of SPADs triggered





Using embedded CMOS test SPADs of the PDC

Université de **CAK RIDGE**

National Laboratory

Sherbrooke

Current in the LED to trigger the SPADs

Driven by a waveform generator

Analog Monitor

 Amplitude proportional to the number of SPADs triggered

Digital Sum Acquisition

- Based on a 100 MHz readout clock
- Generated by the FPGA (Tile Controller)





Using embedded CMOS test SPADs of the PDC

Université de **CAK RIDGE**

National Laboratory

Sherbrooke

Current in the LED to trigger the SPADs

Driven by a waveform generator

Analog Monitor

 Amplitude proportional to the number of SPADs triggered

Digital Sum Acquisition

- Based on a 100 MHz readout clock
- Generated by the FPGA (Tile Controller)



WAFER RUN OF THE PDC







Probe station with probe card attach to it



WNPPC 2024

Dedicated probe card

- Active probe card with FPGA
- Passive probe card





Needles of the probe card

Probe station with probe card attach to it



WNPPC 2024

Automated movement for wafer-level

measurement (over 600 PDC)



Movement of the chuck in relation to the wafer



Automated movement for wafer-level

measurement (over 600 PDC)



Movement of the chuck in relation to the wafer



WNPPC 2024

Automated movement for wafer-level

measurement (over 600 PDC)

Adjusting the height of contact according to wafer topology



CONCLUSION



 Photon-to-Digital Converters keep the information digital all along the acquisition chain.



- Photon-to-Digital Converters keep the information digital all along the acquisition chain.
- FPGA-based tile controller gives a lot of flexibility to implement multiple features.
 - Flag-based acquisition, dark count mitigation, pulse shape discrimination, and so on.



- Photon-to-Digital Converters keep the information digital all along the acquisition chain.
- FPGA-based tile controller gives a lot of flexibility to implement multiple features.
 - Flag-based acquisition, dark count mitigation, pulse shape discrimination, and so on.
- Tile Controller ASIC in development to replace the FPGA boards.



- Photon-to-Digital Converters keep the information digital all along the acquisition chain.
- FPGA-based tile controller gives a lot of flexibility to implement multiple features.
 - Flag-based acquisition, dark count mitigation, pulse shape discrimination, and so on.
- Tile Controller ASIC in development to replace the FPGA boards.
- Wafer level measurement will accelerate the testing of multiple PDC for larger system integration.



CONCLUSION

A TEAM'S WORK

Université de Sherbrooke

Jean-François Pratte

Serge Charlebois

Artur Turala Catherine Pepin Frédéric Nolet Frédéric Vachon Gabriel Lessard Guillaume Théberge-Dupuis Jeanne Morehead Jérémy Chenard Jérôme Deshaies Keven Deslandes Nicolas Roy Philippe Arsenault Philippe Martel-Dion Raffaele Aaron Giampaolo Robin Scarpellini Samuel Parent Sean Prentice Simon Carrier Tommy Rossignol Olivier Lepage Yves-Alexandre Beebe

<u>ORNL</u>

Lorenzo Fabris Paul A. Hausladen

Teledyne Dasla

Samuel Parent Claude Jean (CEO) Stephane Martel René Martel Robert Groulx Maxime Côté

This material is based upon work supported by the U.S. Department of Energy, National Nuclear Security Administration, Defense Nuclear Non-Proliferation Research and Development Office, and by the U.S. Department of Energy, Office of Science, High Energy Physics, under contract number DE-AC05-000R22725.









APOGÉE

CANADA

D'EXCELLENCE

EN RECHERCHE

FONDS



Arthur B. McDonald

Olivier.Lepage@USherbrooke.ca

Canadian Astroparticle Physics Research Institute

CANADA FOUNDATION

lébec 💀 🐼

FONDATION CANADIENNE





NSERC

ELEDYNE IMAGING

Everywhere**vou**look[®]

- [1] nEXO Collaboration *et al,* "Nexo Pre-Conceptual Design Report," *arXiv.org*, 13-Aug-2018. [Online]. Available: <u>https://arxiv.org/abs/1805.11142</u>.
- [1] M. R. Heath *et al.*, "Development of a Portable Pixelated Fast-Neutron Imaging Panel", DOI:<u>10.1109/TNS.2021.3136344</u>.





BACKUP

WNPPC 2024

Probe station

- Fully automatic chuck enabling scripts for multiple measurement on a wafer
- Program to adapt for the wafer topology

Probe card

 Can act as the interface between the PDC and the controller (FPGA)



Probe station



Wafer topology



Probe card on the station



PORTABLE API-BASED NEUTRON RADIOGRAPHY

- PDC panel array of 42 modules of 8 x 8 PDC
- 400-500 nm peak pixelated plastic scintillators
- 11E+6 SPADs over 30 x 30 cm²
- 40W PDC power consumption
 - 10 ns binning for 3k events/s/PDC,
 - 128 bins/event (1280 ns range/event)
- Simulated timing distribution PDC of 25 ps RMS







Bottom side

Top side



DIGITAL SOLUTION: TOWARDS A 3D INTEGRATION





8 × 8 PHOTODETECTION MODULE

Université de Sherbrooke **CAK RIDGE**

UDS

WNPPC 2024

Тор



8 × 8 PDCs





Bottom



8 × 8 PCB tile prototype

46



NEXT STEP: FPGA BOARD TO A TILE CONTROLLER

WNPPC 2024

FPGA-based Controller ASIC-based Controller Top side 57 mm

Bottom side



TOWARD 3D-PDC

150 mm SPAD wafer





Olivier.Lepage@USherbrooke.ca

200 mm PDC wafer